UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/576,246	09/27/2006	Henning Sirringhaus	Q94482	8834
23373 SUGHRUE MI	7590 09/30/200 ON, PLLC	EXAMINER		
2100 PENNSYLVÁNIA AVENUE, N.W. SUITE 800 WASHINGTON, DC 20037			LEE, JAE	
			ART UNIT	PAPER NUMBER
			2895	
			MAIL DATE	DELIVERY MODE
			09/30/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
	10/576,246	SIRRINGHAUS ET AL.				
Office Action Summary	Examiner	Art Unit				
	JAE LEE	2895				
The MAILING DATE of this communication app	ears on the cover sheet with the c	orrespondence address				
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA. - Extensions of time may be available under the provisions of 37 CFR 1.1: after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period v. Failure to reply within the set or extended period for reply will, by statute. Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin vill apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1)⊠ Responsive to communication(s) filed on 21 Ju	ılv 2009					
• • • • • • • • • • • • • • • • • • • •	action is non-final.					
closed in accordance with the practice under E	•					
Disposition of Claims						
4)⊠ Claim(s) <u>1,4-30,33-37</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6) Claim(s) is/are rejected.	· · · · · · · · · · · · · · · · · · ·					
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/o	r election requirement.					
Application Papers						
9)☐ The specification is objected to by the Examine	r.					
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correct	ion is required if the drawing(s) is ob	jected to. See 37 CFR 1.121(d).				
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) All b) Some * c) None of:						
 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 						
 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage 						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) Notice of References Cited (PTO-892)	4) Interview Summary					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08)	Paper No(s)/Mail Da 5) Notice of Informal P					
a) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	6) Other:					

Art Unit: 2895

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 07/21/2009 has been entered.

Response to Arguments

2. Applicant's arguments filed 04/22/2009 have been fully considered but they are not persuasive.

Applicant contends that submitted amendment would overcome the prior art of record, namely <u>Gu et al.</u> Examiner respectfully submits, however, that the shortest physical distance between the source and drain electrodes (i.e. the points on the vertical edge of source and drain electrodes 29 and 31) are not located closer to the gate electrode than the shortest current path of the semiconductor region 23. Furthermore, even if such an etching process was an unavoidable result, the process ultimately resulted in such an etch and therefore exhibited a notch which constituted a current path longer than the physical shortest distance of the source and drain electrodes 29 and 31.

Art Unit: 2895

3. Applicant's arguments with respect to **claim 36** have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. Claims 33-35 are rejected under 35 U.S.C. 102(e) as being anticipated by <u>Gu et al.</u>

With regards to **claim 33**, <u>Gu et al.</u> teaches a thin film transistor electronic switching device, comprising:

a source electrode and a drain electrode (see Fig. 6, source **31**. drain **29**); a semiconducting region in contact with and extending between the source and drain electrodes (see Fig. 6, semiconducting region **23**);

a gate electrode disposed for influencing the transconductance of at least part of the semiconducting region (see Fig. 6, gate electrode 17, inherent that the gate electrode will influence transconductance since drain current and the gate electrode voltage will change during operation of the device, $g_m = dI / dE$, where dI = change in drain current and dE = change in gate voltage); and

an insulating region located between the source and drain electrodes and configured so that the length of the shortest current path through the semiconducting region between the source and drain electrodes is greater than the shortest physical distance between the source and drain electrodes for the purpose of suppressing the off-current of the electronic switching device (see Fig. 6, insulating region 33, current path between source 31 and drain 29 must be larger than the physical separation distance between source 31 and drain 29);

wherein the shortest current path through the semiconducting region lies closer to the gate electrode than to all paths of the shortest physical distance between the source and drain electrodes (see Fig. 6, shortest current path is still closer to gate electrode 7 than a shortest path given by a point on edge of 29 to a point on edge of 31).

With regards to **claim 34**, <u>Gu et al.</u> teaches a thin film transistor electronic switching device, comprising:

a source electrode and a drain electrode (see Fig. 6, source **31**. drain **29**); a semiconducting region in contact with and extending between the source and drain electrodes (see Fig. 6, semiconducting region **23**);

a gate electrode disposed for influencing the transconductance of at least part of the semiconducting region (see Fig. 6, gate electrode **17**, inherent that the gate electrode will influence transconductance since drain current and the gate electrode voltage will change during operation of the device, $g_m = dI / dE$, where dI = change in drain current and dE = change in gate voltage);

an insulating region located between the source and drain electrodes and configured so that the length of the shortest current path through the semiconducting region between the source and drain electrodes is greater than the shortest physical distance between the source and drain electrodes (see Fig. 6, insulating region 33, current path between source 31 and drain 29 must be larger than the physical separation distance between source 31 and drain 29);

wherein the shortest current path through the semiconducting region between the source and drain electrodes is defined other than by etching the semiconducting region between the source and drain electrodes (in a product by process claim, method steps are not given patentable weight); and

wherein the shortest current path through the semiconducting region lies closer to the gate electrode than to all paths of the shortest physical distance between the source and drain electrodes (see Fig. 6, shortest current path is still closer to gate electrode 7 than a shortest path given by a point on edge of 29 to a point on edge of 31).

With regards to **claim 35**, <u>Gu et al.</u> teaches a method for forming a thin film transistor electronic switching device, the method comprising:

forming a source electrode and a drain electrode (see Fig. 6, source **31**. drain **29**);

forming a semiconducting region in contact with and extending between the source and drain electrodes (see Fig. 6, semiconducting region 23);

forming a gate electrode disposed for influencing the transconductance of at least part of the semiconducting region (see Fig. 6, gate electrode **17**, inherent that the gate electrode will influence transconductance since drain current and the gate electrode voltage will change during operation of the device, $g_m = dI / dE$, where dI = change in drain current and dE = change in gate voltage); and

forming an insulating region located between the source and drain electrodes and configured so that the length of the shortest current path through the semiconducting region between the source and drain electrodes exceeds the shortest physical distance between the source and drain electrodes for the purpose of suppressing the off-current of the electronic switching device (see Fig. 6, insulating region 33, current path between source 31 and drain 29 must be larger than the physical separation distance between source 31 and drain 29); and

wherein the shortest current path through the semiconducting region lies closer to the gate electrode than to all paths of the shortest physical distance between the source and drain electrodes (see Fig. 6, shortest current path is still closer to gate electrode 7 than a shortest path given by a point on edge of 29 to a point on edge of 31).

6. Claim 36 is rejected under 35 U.S.C. 102(e) as being anticipated by <u>Jang</u> (Pub No. US 2004/0031991 A1, hereinafter <u>Jang</u>).

With regards to **claim 36**, <u>Jang</u> teaches a method for forming a thin film transistor electronic switching device, the method comprising:

Page 7

forming a source electrode and a drain electrode (see Fig. 8D, source and drain electrodes 38/40);

forming a semiconducting region in contact with and extending between the source and drain electrodes (see Fig. 8D, semiconductor region 44 electrically contacted with semiconducting region 44);

forming a gate electrode disposed for influencing the transconductance of at least part of the semiconducting region (see Fig. 8D, gate electrode **32**);

forming an insulating region located between the source and drain electrodes and configured so that the length of the shortest current path through the semiconducting region between the source and drain electrodes exceeds the shortest physical distance between the source and drain electrodes (see Fig. 8D, insulating region 48);

wherein the shortest current path through the semiconducting region between the source and drain electrodes is defined other than by etching the semiconducting region between the source and drain electrodes (see Fig. 8D, no etching on the semiconductor region 44); and

wherein the shortest current path through the semiconducting region lies closer to the gate electrode than to all paths of the shortest physical distance between the source and drain electrodes (see Fig. 8D, shortest current path within semiconductor

Art Unit: 2895

region **44** lies closer to gate electrode **32** than all paths of shortest physical distance between **38** and **40**).

Claim Rejections - 35 USC § 103

- 1. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 2. Claims 1, 4, 9-14, 16-18, 21, 23, 26, and 29 rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Gu et al.</u>

With regards to **claim 1**, <u>Gu et al.</u> teaches a thin film transistor electronic switching device, comprising:

a source electrode and a drain electrode (see Fig. 6, source 31. drain 29);

a semiconducting region in contact with and extending between the source and drain electrodes (see Fig. 6, semiconducting region 23);

a gate electrode disposed for influencing the transconductance of at least part of the semiconducting region (see Fig. 6, gate electrode **17**, inherent that the gate electrode will influence transconductance since drain current and the gate electrode voltage will change during operation of the device, $g_m = dI / dE$, where dI = change in drain current and dE = change in gate voltage); and

an insulating region located between the source and drain electrodes and configured so that the length of the shortest current path through the semiconducting region between the source and drain electrodes is greater than the shortest physical distance between the source and drain electrodes (see Fig. 6, insulating region 33,

current path between source 31 and drain 29 must be larger than the physical separation distance between source 31 and drain 29);

wherein the shortest current path through the semiconductor region lies closer to the gate electrode than to all paths of the shortest physical distance between the source and drain electrodes (see Fig. 6, shortest current path is still closer to gate electrode 7 than a shortest path given by a point on edge of **29** to a point on edge of **31**).

Gu et al., however, does not teach shortest current path through the semiconductor region between the source and drain to be greater than 1.05 times the shortest physical distance between the source and drain.

In the same field of endeavor, given the teaching of the references, it would have been obvious to determine the optimum shortest current path (see In re Aller, Lacey, and Hall (10 USPQ 233-237). It is not inventive to discover optimum or workable ranges by routine experimentation. Note that the specification contains no disclosure of either the critical nature of the claimed ranges or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen dimensions or upon another variable recited in a claim, the applicant must show that the chosen dimensions are critical (se In re Woodruff, 919 f.2d 1575, 1578, 16 USPQ 2d 1934,1936 (Fed. Cir. 1990)).

With regards to claim 4, Gu et al. teaches a device as claimed in claim 1, wherein the source and drain electrodes comprise an inorganic metallic conductor (see col. 10, lines 31-32).

Art Unit: 2895

With regards to **claim 9**, <u>Gu et al.</u> teaches a device as claimed in **claim 1**, wherein the semiconductor region comprises an inorganic semiconductor or nanowires (see col. 7, lines 46-47).

With regards to **claim 10**, <u>Gu et al.</u> does not teach a device as claimed in **claim 1**, wherein the semiconducting region has a mobility exceeding 10⁻³ cm²/V.

In the same field of endeavor, given the teaching of the references, it would have been obvious to determine the optimum mobility (see *In re Aller, Lacey, and Hall* (10 USPQ 233-237). It is not inventive to discover optimum or workable ranges by routine experimentation. Note that the specification contains no disclosure of either the critical nature of the claimed ranges or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen dimensions or upon another variable recited in a claim, the applicant must show that the chosen dimensions are critical (se *In re Woodruff*, 919 f.2d 1575, 1578, 16 USPQ 2d 1934,1936 (Fed. Cir. 1990)).

With regards to **claim 11**, <u>Gu et al.</u> teaches a device as claimed in **claim 1**, wherein the source and drain electrodes make ohmic contact with the semiconducting region (see Fig. 1a, semiconducting region **23** in contact with source **31** and drain **29**).

With regards to **claim 12**, <u>Gu et al.</u> teaches a device as claimed in **claim 1**, wherein the source and drain electrodes make ohmic contact with the semiconductor region (see Fig. 6, source **31** and drain **29** make ohmic contact with semiconductor region **23**).

With regards to **claim 13**, <u>Gu et al.</u> teaches a device as claimed in **claim 1**, wherein the device has a layer that comprises the source and drain electrodes and a layer that comprises the semiconductor region (see Fig. 6, semiconductor region **23** is one layer, source **31** and drain **29** from metal layer).

With regards to **claim 14**, <u>Gu et al.</u> teaches a device as claimed in **claim 1**, wherein said insulating region comprises a mesa structure of a dielectric material (see Fig. 6, mesa formed).

With regards to **claim 16**, <u>Gu et al.</u> teaches a device as claimed in **claim 1**, comprising a gate dielectric layer between the gate electrode and the semiconducting region (see Fig. 6, gate dielectric layer **21**).

With regards to **claim 17**, <u>Gu et al.</u> does not teach a device as claimed in **claim 1**, wherein the shortest physical distance between the source and drain electrodes is less than one micrometer.

Art Unit: 2895

In the same field of endeavor, given the teaching of the references, it would have been obvious to determine the optimum physical distance (see *In re Aller, Lacey, and Hall* (10 USPQ 233-237). It is not inventive to discover optimum or workable ranges by routine experimentation. Note that the specification contains no disclosure of either the critical nature of the claimed ranges or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen dimensions or upon another variable recited in a claim, the applicant must show that the chosen dimensions are critical (se *In re Woodruff*, 919 f.2d 1575, 1578, 16 USPQ 2d 1934,1936 (Fed. Cir. 1990)).

With regards to **claim 18**, <u>Gu et al.</u> teaches a method for forming a thin film transistor electronic switching device, the method comprising:

forming a source electrode and a drain electrode (see Fig. 1a, source **31** and drain **29**);

forming a semiconducting region in contact with and extending between the source and drain electrodes (see Fig. 6, semiconductor layer 23);

forming a gate electrode disposed for influencing the transconductance of at least part of the semiconducting region (see Fig. 6, gate electrode **17**, inherent that the gate electrode will influence transconductance since drain current and the gate electrode voltage will change during operation of the device, $g_m = dI / dE$, where dI = change in drain current and dE = change in gate voltage); and

Art Unit: 2895

forming an insulating region located between the source and drain electrodes and configured so that the length of the shortest current path through the semiconducting region between the source and drain electrodes exceeds the shortest physical distance between the source and drain electrodes (see Fig. 6, insulating region 33, current path between source 31 and drain 29 must be larger than the physical separation distance between source 31 and drain 29);

wherein the shortest current path through the semiconductor regions lies closer to the gate electrode than to all paths of the shortest physical distance between the source and drain electrodes (see Fig. 6, shortest current path is still closer to gate electrode 7 than a shortest path given by a point on edge of 29 to a point on edge of 31).

<u>Gu et al.</u>, however, does not teach shortest current path through the semiconductor region between the source and drain to be greater than 1.05 times the shortest physical distance between the source and drain.

In the same field of endeavor, given the teaching of the references, it would have been obvious to determine the optimum shortest current path (see *In re Aller, Lacey, and Hall* (10 USPQ 233-237). It is not inventive to discover optimum or workable ranges by routine experimentation. Note that the specification contains no disclosure of either the critical nature of the claimed ranges or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen dimensions or upon another variable recited in a claim, the applicant must show that the chosen

dimensions are critical (se *In re Woodruff*, 919 f.2d 1575, 1578, 16 USPQ 2d 1934,1936 (Fed. Cir. 1990)).

With regards to **claim 21**, <u>Gu et al.</u> teaches the limitations of **claim 18** for the reasons above.

<u>Gu et al.</u>, however, does not teach the thickness of the insulating region to be in the rage of 30 to 80 nm.

In the same field of endeavor, given the teaching of the references, it would have been obvious to determine the optimum thickness of the insulating region (see *In re Aller, Lacey, and Hall* (10 USPQ 233-237). It is not inventive to discover optimum or workable ranges by routine experimentation. Note that the specification contains no disclosure of either the critical nature of the claimed ranges or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen dimensions or upon another variable recited in a claim, the applicant must show that the chosen dimensions are critical (se *In re Woodruff*, 919 f.2d 1575, 1578, 16 USPQ 2d 1934,1936 (Fed. Cir. 1990)).

With regards to **claim 23**, <u>Gu et al.</u> teaches a method as claimed in **claim 18**, wherein the source and drain electrodes are formed by a continuous film coating technique (see col. 10, lines 31-34, metal layer continuously coated on substrate).

Art Unit: 2895

With regards to **claim 26**, <u>Gu et al.</u> teaches a method as claimed in **claim 18**, wherein said insulating region is defined by a lithographic patterning technique (see Fig. 6, insulating region **33** etched to form **35**).

With regards to **claim 29**, <u>Gu et al.</u> teaches a method for forming a thin film transistor electronic switching device, the method comprising:

forming a source electrode and a drain electrode (see Fig. 1a, source **31** and drain **29**);

forming a semiconducting region in contact with and extending between the source and drain electrodes (see Fig. 6, semiconductor layer 23);

forming a gate electrode disposed for influencing the transconductance of at least part of the semiconducting region (see Fig. 6, gate electrode **17**, inherent that the gate electrode will influence transconductance since drain current and the gate electrode voltage will change during operation of the device, $g_m = dI / dE$, where dI = change in drain current and dE = change in gate voltage); and

forming an insulating region located between the source and drain electrodes and configured so that the length of the shortest current path through the semiconducting region between the source and drain electrodes exceeds the shortest physical distance between the source and drain electrodes (see Fig. 6, insulating region 33, current path between source 31 and drain 29 must be larger than the physical separation distance between source 31 and drain 29).

Art Unit: 2895

wherein said insulating region is formed by depositing an insulating material onto the substrate (see Fig. 6, insulating material **33** onto substrate), and

wherein said insulating material is deposited from a liquid phase (see Fig. 6, insulating layer **33** made of BCB which comes in precursory liquid form); and

wherein the shortest current path through the semiconductor region lies closer to the gate electrode than to all paths of the shortest physical distance between the source and drain electrodes (see Fig. 6, shortest current path is still closer to gate electrode 7 than a shortest path given by a point on edge of 29 to a point on edge of 31).

Gu et al., however, does not teach shortest current path through the semiconductor region between the source and drain to be greater than 1.05 times the shortest physical distance between the source and drain.

In the same field of endeavor, given the teaching of the references, it would have been obvious to determine the optimum shortest current path (see *In re Aller, Lacey, and Hall* (10 USPQ 233-237). It is not inventive to discover optimum or workable ranges by routine experimentation. Note that the specification contains no disclosure of either the critical nature of the claimed ranges or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen dimensions or upon another variable recited in a claim, the applicant must show that the chosen dimensions are critical (se *In re Woodruff*, 919 f.2d 1575, 1578, 16 USPQ 2d 1934,1936 (Fed. Cir. 1990)).

3. Claims 5-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Gu</u> et al. as applied to claim 1 above, and further in view of <u>Hirai et al.</u>

With regards to **claim 5**, <u>Gu et al.</u> does not teach a device as claimed in **claim 1**, wherein the source and drain electrodes comprise a conducting polymer.

In the same field of endeavor, <u>Hirai et al.</u> teaches a device as claimed in **claim 1**, wherein the source and drain electrodes comprise a conducting polymer (see ¶77, lines 1-2).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to incorporate source and drain electrodes comprised of conducting polymers since it has already been made known and demonstrated by Hirai et al.

With regards to **claim 6**, <u>Gu et al.</u> does not teach a device as claimed in **claim 1**, wherein the semiconductor region comprises a solution processible conjugated polymeric or oligomeric material.

In the same field of endeavor, <u>Hirai et al.</u> teaches a device as claimed in **claim 1**, wherein the semiconducting region comprises a solution processible conjugated polymeric or oligomeric material (see ¶84).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to incorporate a semiconductor region to comprise of solution processible conjugated polymeric or oligomeric material since it has already been made known and demonstrated by <u>Hirai et al.</u>

Art Unit: 2895

With regards to **claim 7**, <u>Gu et al.</u> does not teach a device as claimed in **claim 1**, wherein the semiconducting region comprises a material of small conjugated molecules with solubilising side chains.

In the same field of endeavor, <u>Hirai et al.</u> teaches a device as claimed in **claim 1**, wherein the semiconducting region comprises a material of small conjugated molecules with solubilizing side chains (see ¶97, lines 1-3,28, functional groups utilized).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to incorporate a semiconducting region to comprise of a material of small conjugated molecules with solubilising side chains since it has already been made known and demonstrated by <u>Hirai et al.</u>

4. **Claim 8** is rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Gu et al.</u> as applied to **claim 1** above, and further in view of Kostantinos et al.

With regards to **claim 8**, <u>Gu et al.</u> does not teach a device as claimed in **claim 1**, wherein the semiconducting region comprises organic-inorganic hybrid materials self-assembled from solution.

In the same field of endeavor, <u>Kostantinos et al.</u> teaches a device as claimed in **claim 1**, wherein the semiconducting region comprises organic-inorganic hybrid materials self-assembled from solution (see ¶99, lines 1-2,8-10, <u>Konstantinos et al.</u> is taught by <u>Hirai et al.</u> which actually discloses self-assembly materials, see <u>Konstantinos et al.</u>, ¶13, lines 3-6).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to incorporate a semiconducting region to comprise organic-inorganic hybrid materials self-assembled from solution since it has already been made known and demonstrated by <u>Kostantinos et al.</u>

5. **Claim 15** is rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Gu et al.</u> as applied to **claim 1** above, and further in view of <u>Han et al.</u>

With regards to **claim 15**, <u>Gu et al.</u> teaches the limitations of **claim 1** for the reasons above.

Gu et al., however, does not teach an insulating region to comprise of an air gap.

In the same field of endeavor, <u>Han et al.</u> teaches how incorporating air gaps will reduce heat transmission along a vertical direction because it has low thermal conductivity (see ¶24, lines 11-12,16-17).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to include an air gap as taught by <u>Han et al.</u> in order to reduce heat transmission along a vertical direction because it has low thermal conductivity.

6. Claims 19, 20, 22, 24, and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Gu et al.</u> as applied to claim 18 above, and further in view of <u>Hirai et al.</u>

Art Unit: 2895

With regards to **claim 19**, <u>Gu et al.</u> does not teach a method as claimed in **claim 18**, wherein the step of forming the semiconducting region is performed after the step of forming the insulating region, the semiconducting region is deposited from solution in contact with the insulating region and the insulating region is capable of repelling the solution from which the semiconducting region is deposited.

In the same field of endeavor, <u>Hirai et al.</u> teaches a method as claimed in **claim**18, wherein the step of forming the semiconducting region is performed after the step of forming the insulating region, the semiconducting region is deposited from solution in contact with the insulating region and the insulating region is capable of repelling the solution from which the semiconducting region is deposited (see Fig. 4a, semiconducting region 3 formed after insulating region 4 formed; ¶55, lines 5-13, hydrophilic coating on surface will have capability to repel hydrophobic semiconducting region, e.g. organic).

Therefore, it would have been obvious to a person having ordinary skill at the time the invention was made to for a semiconducting region after forming the insulation region with the insulating region capable of repelling solution since it has already been made known and demonstrated by <u>Hirai et al.</u>

With regards to **claim 20**, <u>Gu et al.</u> teaches a method as claimed in **claim 19**, wherein the insulating region comprises a bulk portion of a first composition and a surface portion of a second composition on to which is deposited the solution from which the semconducting region is deposited (see Fig. 6, insulating region comprised of

BCB (benzocyclobutene) which may have some benzene constituents in bulk region and cyclobutene on surface portion or vice versa).

<u>Gu et al.</u>, however, does not teach the surface portion being capable of repelling solution.

In the same field of endeavor, <u>Hirai et al.</u> teaches that the surface portion is capable of repelling solution (see ¶55, lines 5-13, hydrophilic coating on surface will have capability to repel hydrophobic semiconducting region, e.g. organic).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to coat the surface portion of the insulating layer with a hydrophilic coating since it will repel hydrophobic solutions during processing and since it has already been made known and demonstrated by <u>Hirai et al.</u>

With regards to **claim 22**, <u>Gu et al.</u> does not teach a method as claimed in **claim 18**, wherein the source and drain electrodes are formed by inkjet printing.

In the same field of endeavor, <u>Hirai et al.</u> teaches a method as claimed in **claim**18, wherein the source and drain electrodes are formed by inkjet printing (see ¶76, lines 4-13).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to produce source and drain electrodes by inkjet printing since it has already been made known and demonstrated by <u>Hirai et al.</u>

With regards to **claim 24**, <u>Gu et al.</u> does not teach a method as claimed in **claim 18**, wherein one or more components of the device are deposited by vacuum deposition and patterned by photolithography.

In the same field of endeavor, <u>Hirai et al.</u> teaches a method as claimed in **claim 18**, wherein one or more components of the device are deposited by vacuum deposition and patterned by photolithography (see ¶48, gate electrode formed by vacuum evaporation).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to produce one or more components of the device by vacuum deposition and patterned by photolithography since it has already been made known and demonstrated by Hirai et al.

With regards to **claim 28**, <u>Gu et al.</u> teaches a method as claimed in **claim 18**, wherein said insulating region is formed by depositing an insulating material on the substrate, wherein the insulating material preferably deposits in the region between the source and drain electrodes (see Fig. 1a, insulating region **33** between source **31** and drain **29**).

Gu et al., however, does not teach insulating layer to not be on top of electrodes.

In the same field of endeavor, <u>Hirai et al.</u> teaches an insulating material that is not present on top of source and drain electrodes (see Fig. 1a).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to incorporate an insulating layer that would not

cover the source and drain electrodes since it has already been made known and demonstrated by <u>Hirai et al.</u>

7. **Claim 25** is rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Gu et al.</u> as applied to **claim 18** above, and further in view of <u>Berger et al.</u>

With regards to **claim 25**, <u>Gu et al.</u> teaches the limitations of **claim 18** for the reasons above.

<u>Gu et al.</u>, however, does not teach forming one or more components of the device using electron beam lithography.

In the same field of endeavor, <u>Berger et al.</u> teaches how electron beam lithography offers high resolution, high throughput, and good overlay and registration characteristics (see Abstract, lines 1-3).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to utilize electron-beam lithography to form one ore more components of the device since electron-beam lithography offers high resolution, high throughput, and good overlay and registration characteristics.

8. **Claim 27** is rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Gu et al.</u> as applied to **claim 18** above, and further in view of <u>Grewell et al.</u>

With regards to **claim 27**, <u>Gu et al.</u> teaches the limitations of **claim 18** for the reasons above.

<u>Gu et al.</u>, however, does not teach using embossing techniques to forming the insulating region.

In the same field of endeavor, <u>Grewell et al.</u> teaches how embossing techniques are utilized since they have the capability to produce features 10 micrometers in width or even in sub-micron range (see Introduction, lines 1-9).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to use embossing techniques to forming the insulation region because embossing techniques have the capability to produce features in the sub-micron range as taught by <u>Grewell et al.</u>

9. **Claim 30** rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Gu et al.</u> as applied to **claim 28** above, and further in view of <u>Hirai et al.</u>

With regards to **claim 30**, <u>Gu et al.</u> does not teach a method as claimed in **claim 28**, wherein said insulating material is deposited from a vapor phase.

In the same field of endeavor, <u>Hirai et al.</u> teaches a method as claimed in **claim 28**, wherein said insulating material is deposited from a liquid phase (see ¶55, lines 1-4).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to deposit an insulating material from a vapor phase since it has already been made known and demonstrated by <u>Hirai et al.</u>

Art Unit: 2895

10. Claim 37 is rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Gu et al.</u> as applied to claim 29 above.

With regards to **claim 37**, <u>Gu et al.</u> teaches the limitations of **claim 29** for the reasons above.

<u>Gu et al.</u>, however, does not teach wherein the insulating material despots in the region between the source and drain electrode, but not on top of the source-drain electrodes.

In the same field of endeavor, it would have been obvious to a person having ordinary skill in the art at the time the invention was made because the design incentives or market forces provided a reason to make an adaptation, and the invention resulted from application of the prior knowledge in a predictable manner (see KSR v. Teleflex).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JAE LEE whose telephone number is (571)270-1224.

The examiner can normally be reached on Monday - Friday, 7:30 a.m. - 5:00 p.m. EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Drew Richards can be reached on 571-272-1736. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2895

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Jae Lee/ Examiner, Art Unit 2895 /N. Drew Richards/ Supervisory Patent Examiner, Art Unit 2895

JML